Abstract- This paper presents the design and development of an efficient VLSI architecture for 3GPP advanced Turbo decoder by utilizing the convolutional interleaver. The high-throughput 3GPP Advance Turbo code requires turbo decoder architecture. Interleaver is known to be the main obstacle to the decoder implementation and introduces latency, due to the collisions it introduces in accesses to memory. In this paper, we propose a low-complexity Soft Input Soft Output (SISO) turbo decoder for memory architecture to enable the Turbo decoding that achieves minimum latency. Design trade-offs in terms of area and throughput efficiency are explored to find the optimal architecture. The proposed Turbo decoder has been modeled using Simulink; various test cases are used to estimate the performances. The results are analyzed and achieved 50% reduction in computation time along with reduced BER (e-3).

The hardware of the Turbo Encoder and Turbo Decoder has been modeled in Verilog, simulated in Modelsim, synthesized using TSMC 65 nm Synopsys Design compiler and physical implementation has been carried out using IC Compiler.

Keywords: Convolutional interleaver, SOVA, Turbo decoder, MAP decoder, VLSI ASIC, 3GPP LTE.

I. INTRODUCTION

3GPP Long Term Evolution (LTE) [1], which is a set of enhancements to the 3G Universal Mobile Telecommunications System (UMTS) [2], has received tremendous attention recently and is considered to be a very promising 4G wireless technology. For example, Verizon Wireless has decided to deploy LTE in their next generation 4G evolution. One of the main advantages of 3GPP LTE is high throughput. For example, it provides a peak data rate of 326.4 Mbps for a 4×4 antenna system, and 172.8 Mbps for a 2×2 antenna system for every 20 MHz of spectrum. Furthermore, LTE-Advance [3], the further evolution of LTE, promises to provide up to 1 Gbps peak data rate. The channel coding scheme for LTE is Turbo coding [4]. The Turbo decoder is typically one of the major blocks in a LTE wireless receiver. Turbo decoders suffer from high decoding latency due to the iterative decoding process, the forward-backward recursion in the maximum a posteriori (MAP) decoding algorithm and the interleaving/de-interleaving between iterations. Generally, the task of an interleaver is to permute the soft values generated by the MAP decoder and write them into random or pseudo-random positions.

II. FUNDAMENTALS OF TURBO CODES

In order to explain the proposed Turbo decoder architecture, the fundamentals of Turbo codes are briefly described in this section.

Turbo encoder structure

As shown in Fig. 1, the Turbo encoding scheme in the LTE standard is a parallel concatenated convolutional code with two 8-state constituent encoders and one convolutional interleaver [5]. The function of the convolutional interleaver is to take a block of N-bit data and produce a permutation of the input data block. From the coding theory perspective, the performance of a Turbo code depends critically on the interleaver structure [8]. The basic LTE Turbo coding rate is 1/3. It encodes an N-bit information data block in to a code word with 3N+12 data bits, where 12 tail bits are used for trellis termination. The initial value of the shift registers of the 8-state constituent encoders shall be all zeros when starting to encode the input information bits. LTE has defined 188 different block sizes. The convolutional encoder can be represented as follows [6]:

- \( g_0 = 1 + D + D^2 + D^3 + D^6 \)
- \( g_1 = 1 + D^2 + D^3 + D^5 + D^6 \)

The convolutional encoder basically multiplies the generator Polynomials by the input bit string, as follows:

- \( A(x) = g_0(x) \ast I(x) = a b c \ldots g \)
- \( B(x) = g_1(x) \ast I(x) = P Q R \ldots V \)

Interleaving the two outputs from the convolutional encoder yields \( E(x) = aPbQcR \ldots gV \), which can also be written as:

\[
E(x) = (a0 b0 c0 \ldots g0) + (0P0Q0R \ldots 0V) = A(x) + x*B(x)\]

Therefore, \( E(x) = A(x) + x*B(x) \) and \( A(x) = g_0(x) \) and \( B(x) = g_1(x) \ast I(x) \), with the following:

\[
E(x) = g_0(x) \ast I(x) + x \ast g_1(x) \ast I(x) \]
\[ I(x^2) * (g_0(x^2) + x * g_1(x^2)) = I(x^2) * G(x) \]

Where 
\[ G(x) = g_0(x^2) + x * g_1(x^2) \]
i.e. 
\[ G(x) = 1 + x + x^2 + x^4 + x^5 + x^6 + x^7 + x^{11} + x^{12} + x^{13}. \]

**Convoluional Interleaver**

A convolutional interleaver [8] consists of N rows of shift registers, with different delay in each row. In general, each successive row has a delay which is J symbols duration higher than the previous row as shown in Fig. 3. The code word symbol from the encoder is fed into the array of shift registers, one code symbol to each row. With each new code word symbol the commutator switches to a new register and the new code symbol is shifted out to the channel. The i-th (1 ≤ i ≤ N-1) shift register has a length of (i-1)J stages where J = M/N and the last row has M-1 numbers of delay elements. The convolutional deinterleaver performs the inverse operation of the interleaver and differs in structure of the arrangement of delay elements. Zeroth row of interleaver becomes the N-1 row in the deinterleaver. 1st row of the former becomes N-2 row of later and so on.

![ convolutional interleaver](image)

In order to verify the Verilog HDL models for the interleaver and deinterleaver the authors have developed another top level Verilog HDL model, combining interleaver and deinterleaver [8]. The scrambled code words from the output of the interleaver is applied as input to the deinterleaver block along with clock as synchronization signal. It is observed in Fig 4 that the scrambled code word is converted into its original form at the output of the deinterleaver block.

![ Block diagram of 8 bit convolutional interleaver](image)
III. SOFTWARE ANALYSIS OF TURBO DECODER

Simulink model of a Turbo Encoder and Turbo Decoder are shown below.

**Turbo Encoder**

It consists of two convolutional encoders. The outputs of the turbo encoder are the information sequence, together with the corresponding parity sequence produced by first encoder and the parity sequence produced by the second encoder block, the input to second encoder is through interleaver, which scrambles the data bit sequence. Simulation model of Turbo encoder—decoder is shown in Fig. 5.

**Turbo Decoder**

The proposed Turbo decoder shown above in Fig 6 uses iterative decoding. The turbo code decoder is based on a modified Viterbi algorithm that incorporates reliability values to improve decoding performance. The turbo decoder consists of M-elementary decoders one for each encoder in turbo encoding part. Each elementary decoder uses the Soft Decision Viterbi Decoding to produce a soft decision for each received bit. After an iteration of the decoding process, every elementary decoder shares its soft decision output with the other M–1 elementary decoders.

IV. WORK FLOW

First Simulink model for turbo encoder and Turbo decoder is developed on MATLAB platform. The verilog HDL coding is made on Modelsim and verified. The HDL codes are synthesized by Synopsys Design Compiler, Finally the physical design [9] is implemented using IC Compiler. Fig 7 shows the work flow for implementation.

**Channel**

The AWGN Channel [1] block adds white Gaussian noise to a real or complex input signal. Each of the major blocks mentioned above have individual sub blocks which are configured to meet the Specifications (After scaling, keeping in mind the mathematical constraints of modeling a real time system).

V. RESULTS

**Software Model**

With the above Turbo encoder, Turbo decoder and channel specifications, the Bit Error Rate (BER) is analyzed for 3 samples per frame; it is 0.000254 so error rate is of order \(10^{-3}\). The simulink model for turbo encoder and turbo decoder is as shown in Fig.5 and Fig 6. Similarly with the same encoder and decoder specifications are tested for different samples per frame. Here the computation time varies as the number of samples per frame increases; these cases also provide the BER of order \(10^{-3}\). The obtained results
are shown in the Table 1, and the obtained graph is as shown in Fig. 8.

<table>
<thead>
<tr>
<th>Bits Per frame</th>
<th>SNR(dB)</th>
<th>BER</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>5</td>
<td>0.254e-3</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0.214e-3</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>0.410e-3</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0.393e-3</td>
</tr>
<tr>
<td>12</td>
<td>5</td>
<td>0.324e-3</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0.311e-3</td>
</tr>
<tr>
<td>15</td>
<td>5</td>
<td>0.364e-3</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0.332e-3</td>
</tr>
</tbody>
</table>

Table1: Bits Per Frame Vs Signal to Noise Ratio & Corresponding BER

The physical design is carried out using IC Compiler tool for the Turbo Encoder and Decoder, and the obtained results have been discussed in this section. After placement, the power report of Turbo encoder as cell internal power is 149.8706 μW (95%), net switching power of 7.4442 μW (5%), dynamic power of 157.3148 μW (100%) and cell leakage power of 95.6668 nW. The area is found to be combinational area of 169.2005 μm², non combinational area of 448.2005 μm², and total area of 617.40016 μm².

After placement, the power report of Turbo decoder is obtained, reported cell internal power is 268.52 mW (97%), net switching power of 8.5930 mW (3%), dynamic power of 277.12 mW (100%) and cell leakage power of 40.08 μW. The area is found to be combinational area of 515.38 mm², non combinational area of 706.686 mm², and total area of 1222.071 mm².

VI. CONCLUSION

In this paper, presented a brief survey about turbo codes, designed a turbo encoder and turbo decoder on simulink and coded in Verilog HDL and carried an ASIC implementation of the same using IC Compiler TSMC 65 nm technology. The codes and coding techniques are carried by Viterbi decoder. For turbo codes, turbo decoders and their decoding algorithms like log-MAP/SOVA are used. Based on the algebraic constructions, the interleaver offers capability which enables Turbo decoding by using MAP decoders working concurrently. We proposed low complexity recursive architecture for generating the convolutional interleaver addresses on the fly. The convolution interleavers are designed to operate at full speed with the MAP decoders. The proposed architecture has been scaled and can be tailored for different throughput requirements.

ACKNOWLEDGEMENT

This work is carried out at School of Engineering and Technology, Jain University, Bangalore. The authors would like to thank the Dept. of ECE and management of Jain Group of Institutions, Bangalore for providing support in carrying out their work.

REFERENCES


Manjunatha K N received B.E and M.Tech degrees in Instrumentation Technology and VLSI and Embedded Systems from Visveswariah Technological University, Belgaum, India in 2009 and 2011 respectively.

Currently he is an Assistant Professor in the Electronics and Communication Engineering Department, Jain University, India. His current research interests include design of very large scale integration (VLSI) architectures for low power application and Application Specific Integrated Circuits (ASIC) in Communication.

Kiran B received B.E in Instrumentation Technology in 2007 and M.Tech in Digital Electronics and Communication in 2011 from Visveswariah Technological University, Belgaum, India.

Currently he is an Assistant Professor in the Electronics and Communication Engineering Department, Jain University, India. His current research interests include design of VLSI in Communication and Fuzzy logic.

Prasanna Kumar C received B.E in Electrical and Electronics Engineering from Kuvempu University in 1997 and M.Tech in VLSI Design and Embedded system from Visveswariah Technological university, Belgaum in 2004.

He served as an Embedded system design engineer from past 7 years and has an experience in teaching, he is currently serving as an Assistant Professor in Department of Electronics and Communication, Jain University, India. He published various research articles in PSOC and Embedded system design. His current areas of research interests include Wireless sensor networks and Power devices.